

CHAPTER 4 THEORY OF OPERATION

CONTENTS:

|          |   |      |
|----------|---|------|
| 4.1      | GENERAL                                     | 4-1  |
| 4.1.1    | FSK System Application                      | 4-1  |
| 4.1.1.1  | FSK Radio Data System                       | 4-1  |
| 4.1.1.2  | FSK Wire Line Data System                   | 4-3  |
| 4.1.2    | Functional Description                      | 4-5  |
| 4.1.3    | Internal Assemblies                         | 4-5  |
| 4.2      | MODEM, ASSEMBLY A1                          | 4-9  |
| 4.2.1    | Demodulator                                 | 4-9  |
| 4.2.1.1  | Demodulator Input and BIT Circuits          | 4-9  |
| 4.2.1.2  | Mark and Space Filters (Main Demodulator)   | 4-12 |
| 4.2.1.3  | Peak Detector                               | 4-15 |
| 4.2.1.4  | AMH Circuit                                 | 4-16 |
| 4.2.1.5  | Gain Control                                | 4-17 |
| 4.2.1.6  | Mark and Space Tone Detectors               | 4-18 |
| 4.2.1.7  | Mark and Space Data Low-Pass Filters        | 4-18 |
| 4.2.1.8  | Diversity Circuit                           | 4-18 |
| 4.2.1.9  | Data Detectors                              | 4-20 |
| 4.2.1.10 | High Data Rate ("High Speed") Demodulator   | 4-21 |
| 4.2.1.11 | Detector Selection and Received Data Output | 4-21 |
| 4.2.2    | Bar Graph Outputs                           | 4-22 |
| 4.2.3    | Modulator and Keyline                       | 4-23 |
| 4.3      | CONTROL, ASSEMBLY A2                        | 4-25 |
| 4.3.1    | Microprocessor Controller                   | 4-25 |
| 4.3.2    | System Clocks                               | 4-27 |
| 4.3.3    | Memory and I/O Address Map                  | 4-27 |
| 4.3.4    | EPROM, EEPROM, and RAM Memory               | 4-30 |
| 4.3.5    | Memory Mapped Latches and Buffers           | 4-30 |
| 4.3.6    | I/O Mapped Peripherals                      | 4-31 |
| 4.3.6.1  | Unit Address and Remote Port Rate           | 4-32 |
| 4.3.6.2  | Receive Signal Level and Status Bits        | 4-32 |
| 4.3.6.3  | Mark/Space Bandpass Filter Q                | 4-33 |
| 4.3.6.4  | Control Register 1                          | 4-34 |
| 4.3.6.5  | Control Register 2                          | 4-35 |
| 4.3.7    | Mark/Space Transmit Tone Generator          | 4-37 |
| 4.3.8    | Mark Filter Synthesizer                     | 4-39 |
| 4.3.9    | Space Filter Synthesizer                    | 4-39 |
| 4.3.10   | High Speed Filter Synthesizer               | 4-40 |
| 4.3.11   | Low Pass Filter Oscillator                  | 4-40 |
| 4.3.12   | Regeneration                                | 4-40 |
| 4.3.13   | Remote Control Port                         | 4-41 |
| 4.3.14   | Synchronous Data Clocks                     | 4-42 |

CONTENTS (Continued):

|       |  |      |
|-------|--|------|
| 4.4   | FRONT PANEL, ASSEMBLY A3 . . . . .     | 4-44 |
| 4.4.1 | Tuning Bar Indicators . . . . .        | 4-44 |
| 4.4.2 | Modulator Output Level . . . . .       | 4-44 |
| 4.4.3 | Front Panel Controller . . . . .       | 4-47 |
| 4.4.4 | Keypad . . . . .                       | 4-47 |
| 4.4.5 | Numerical Displays . . . . .           | 4-48 |
| 4.4.6 | LED Indicators . . . . .               | 4-49 |
| 4.5   | POWER SUPPLY, ASSEMBLY A4 . . . . .    | 4-50 |
| 4.5.1 | +5 VDC Power Supply . . . . .          | 4-50 |
| 4.5.2 | +8 and -8 VCD Power Supplies . . . . . | 4-50 |
| 4.6   | CABINET, ASSEMBLY A5 . . . . .         | 4-52 |
| 4.6.1 | AC Power Connections . . . . .         | 4-52 |
| 4.6.2 | Power Transformer . . . . .            | 4-54 |
| 4.6.3 | +5V Regulator . . . . .                | 4-54 |
| 4.6.4 | Interior Cable Assemblies . . . . .    | 4-54 |

TABLES:

|      |   |      |
|------|---|------|
| 4.1  | BIT CONTROL SIGNAL . . . . .  | 4-12 |
| 4.2  | MARK or SPACE "Q" VALUES . . . . .                                      | 4-15 |
| 4.3  | AMH SW1 THRESHOLD SETTINGS . . . . .                                    | 4-16 |
| 4.4  | AMH SW2 DELAY SETTINGS . . . . .  | 4-17 |
| 4.5  | GAIN CONTROL . . . . .  | 4-17 |
| 4.6  | DETECTOR MODES . . . . .  | 4-20 |
| 4.7  | MEMORY MAPPED ADDRESSES . . . . .                                       | 4-29 |
| 4.8  | I/O PORT MAPPED ADDRESSES . . . . .                                     | 4-29 |
| 4.9  | MEMORY ADDRESSES . . . . .  | 4-30 |
| 4.10 | MEMORY MAPPED LATCHES AND BUFFERS . . . . .                             | 4-30 |
| 4.11 | I/O PORT MAPPED PERIPHERALS . . . . .                                   | 4-31 |
| 4.12 | UNIT ADDRESS AND REMOTE PORT RATE . . . . .                             | 4-32 |
| 4.13 | RECEIVE SIGNAL LEVEL AND STATUS BIT . . . . .                           | 4-32 |
| 4.14 | BIT ASSIGNMENTS - CONTROL REGISTER . . . . .                            | 4-33 |
| 4.15 | MARK/SPACE Q LATCH . . . . .  | 4-33 |
| 4.16 | MARK/SPACE Q - BIT ASSIGNMENT . . . . .                                 | 4-33 |
| 4.17 | CONTROL REGISTER 1 . . . . .  | 4-34 |
| 4.18 | CONTROL REGISTER 1 - BIT ASSIGNMENT . . . . .                           | 4-34 |
| 4.19 | CONTROL REGISTER 2 . . . . .  | 4-35 |
| 4.20 | CONTROL REGISTER 2 - BIT ASSIGNMENT . . . . .                           | 4-36 |
| 4.21 | DETECTOR MODES . . . . .  | 4-36 |
| 4.22 | LOOPBACK CONTROL . . . . .  | 4-37 |
| 4.23 | FRONT PANEL DISPLAY SCAN . . . . .                                      | 4-48 |
| 4.24 | SEVEN-SEGMENT DISPLAY . . . . .   | 4-48 |
| 4.25 | LED DATA BUS . . . . .  | 4-49 |
| 4.26 | CABLE A5W1; AUDIO I/O (A1J6 to A5J2) . . . . .                          | 4-55 |
| 4.27 | CABLE A5W2; DIVERSITY (A1J7 to A5J5) . . . . .                          | 4-55 |
| 4.28 | CABLE A5W3; DATA I/O (A1J3 & A1J4 to A5J1) . . . . .                    | 4-56 |
| 4.29 | CABLE A5W4; REMOTE CONTROL (A1J5 to A5J4) . . . . .                     | 4-57 |
| 4.30 | CABLE A5W5; MODEM to CONTROL (A1J1 to A2J1) . . . . .                   | 4-58 |
| 4.31 | CABLE A5W6; MODEM to FRONT PANEL (A1J9 to A3J2) . . . . .               | 4-59 |
| 4.32 | CABLE A5W7; CONTROL to FRONT PANEL (A2J2 to A3J1) . . . . .             | 4-59 |
| 4.33 | CABLE A5W8; MODEM to POWER SUPPLY (A1J8 to A4J2) . . . . .              | 4-60 |
| 4.34 | CABLE A5W9; CONTROL to POWER SUPPLY (A2J3 to A4J3) . . . . .            | 4-60 |
| 4.35 | CABLE A5W10; FRONT PANEL to POWER SUPPLY (A3J3 to A4J4) . . . . .       | 4-60 |
| 4.36 | CABLE A5W11; REGULATOR to POWER SUPPLY (A5VR1 to A4J5) . . . . .        | 4-61 |
| 4.37 | CABLE A5W12; AC POWER TO FUSE & FILTER (A5J3 to A5F1 & A5FL1) . . . . . | 4-61 |
| 4.38 | CABLE A5W13; TRANSFORMER PRIMARY (A5T1 to A5FL1 & A5S1) . . . . .       | 4-61 |
| 4.39 | CABLE A5W14; TRANSFORMER SECONDARY (A5T1 to A4J1) . . . . .             | 4-62 |
| 4.40 | CABLE A5W15; AC POWER SWITCH (A5S2 to A5FL1 & A5S1) . . . . .           | 4-62 |

FIGURES:

|      |  |      |
|------|--|------|
| 4.1  | RADIO FSK DATA SYSTEM . . . . .                          | 4-2  |
| 4.2  | WIRE LINE FSK DATA SYSTEM . . . . .                      | 4-4  |
| 4.3  | ST8000A FUNCTIONAL DIAGRAM . . . . .                     | 4-6  |
| 4.4  | ST8000A INTERNAL CABLING . . . . .                       | 4-7  |
| 4.5  | ST8000A INTERCONNECTING SIGNALS . . . . .                | 4-8  |
| 4.6  | DEMODULATOR BLOCK DIAGRAM . . . . .                      | 4-10 |
| 4.7  | DEMODULATOR BIT and INPUT FILTERS . . . . .              | 4-11 |
| 4.8  | DEMODULATOR M/S FILTERS, AMH, GAIN CONTROL . . . . .     | 4-13 |
| 4.9  | DEMODULATOR DETECTORS, LP FILTERS, DATA OUTPUT . . . . . | 4-19 |
| 4.10 | MODULATOR BLOCK DIAGRAM . . . . .                        | 4-24 |
| 4.11 | CONTROL BLOCK DIAGRAM . . . . .                          | 4-26 |
| 4.12 | CLOCK DISTRIBUTION . . . . .                             | 4-28 |
| 4.13 | SYNTHESIZER OPERATION . . . . .                          | 4-38 |
| 4.14 | CLOCK RECOVERY CIRCUITS . . . . .                        | 4-43 |
| 4.15 | FRONT PANEL ASSEMBLY . . . . .                           | 4-45 |
| 4.16 | FRONT PANEL BLOCK DIAGRAM . . . . .                      | 4-46 |
| 4.17 | POWER SUPPLY BLOCK DIAGRAM . . . . .                     | 4-51 |
| 4.18 | AC POWER DISTRIBUTION . . . . .                          | 4-53 |

SCHEMATIC DIAGRAMS REFERENCED (38):

MODEM (18):

A1787 through A1804

CONTROL (12):

A1806 through A1817

FRONT PANEL (7):

A1818 through A1824

POWER SUPPLY (1):

A1825